A novel path delay fault simulator for combinational logic circuits which is capable of detecting both robust and nonrobust paths is presented. Particular emphasis has been given for the use of binary logic rather than the multiple-valued logic as used in the existing simulators which contributes to the reduction of the overall complexity of the algorithm. A rule based approach has been developed which identifies all robust and nonrobust paths tested by a two-pattern test <VI,V2>, while backtracing from the POs to PIs in a depth-first manner. Rules are also given to find probable glitches and to determine how they propagate through the circuit, which enables the identification of nonrobust paths. Experimental results on several ISCAS'85 benchmark circuits demonstrate the efficiency of the algorithm.
INTRODUCTION
There has always been an increasing demand for faster digital systems. The maximum allowable clock frequency in a synchronous system is determined by the propagation delay of a signal in the combinational network between the latches. Due to some physical defects, statistical process variations or stray capacitances, if the delay of the manufactured network exceeds specifications, there is a chance of unstabilized and possibly incorrect logie values being latched at the outputs. Delay fault testing can be used to ascertain that manufactured digital circuits meet their timing specifications and operate correctly at desired clock rates. Thus, delay fault testing has achieved great theoretical and practical importance for the design of high-speed logic circuits. In this paper, we have presented a novel path delay fault simulator for combinational circuits which detects the faulty paths under the application of two-pattern test pairs.
A delay fault only causes logic values to respond slower than the normal which leads to the malfunctioning of the logic network. Unlike a stuck-at fault, a delay fault does not affect the steady state logical operation of a system, but it affects the timing behavior of the system and degrades the overall system performance. From the operational point of view, a combinational logic system is said to be free of delay faults if the transition (rising or falling) initiated at the primary inputs (PIs) arrives at the primary outputs In the recent past, two different fault models have been proposed in literature, viz, the gate delay fault model and the path delay fault model. The gate delay fault model as described in [4, 7, 12, 16] was also referred as transition fault model. In this model, the lumped gate delay fault is localized to a particular gate input or output. This is also analogous to dc stuck-at fault model, i.e., the slow-to-rise and slowto-fall transitions correspond to the dc stuck-at zero and stuck-at one respectively, since it behaves a stuck-at zero or stuck-at one temporarily [16] . However, it does not model the cumulative effect of the gate delays along a path from the PIs to POs. On the other hand, the path delay fault model [3, 6, 14, 15] alleviates this deficiency. In this model, the delay fault is associated with a physical path in the circuit and the path is declared to be free of delay faults if the transition provoked at the input propagates to the outputs through the specified path in less time than the operational system clock interval. Thus, the path delay fault model provides the advantageous capability of modeling the distributed failures which are mainly caused by statistical process variations and physical defects during the manufacturing process.
There is a major bottleneck in selecting the paths for which the test generation and fault simulation are to be carried out, since as the circuit size grows the number of paths grow exponentially with circuit depth and the number of fanouts. Hence, prior to test generation and fault simulation process it may be necessary to focus on a subset of all possible paths in the logic network. There are several methods available in literature like worst-case path selection and threshold-based path selection [9] , and a polynomial time algorithm to find a minimum cardinality path set has been described in [5] .
During the last few years, a considerable number of test generation methods for path delay faults have been developed [3, 6, 8, 9, 13] , whereas the problem of fault simulation has only been addressed in a few [2, 11, 14, 15] . Smith [15] has proposed a six-valued logic, which identifies the paths tested for delay faults independent of the delays of any individual gate in the network. Schulz et al [14] have presented a fourvalued logic for an accelerated fault simulation approach for the delay faults, which applies parallel processing of patterns at all stages of the calculation procedure. Bose et al [2] have used Smith's sixvalued algebra for delay fault simulation of synchronous sequential circuits. Pomeranz et al [11] have used a non-enumerative method to estimate path delay fault coverage. Similarly, multiple-valued logic has been used for the test generation process of the delay faults; e.g., eleven-valued logic in [7] , tenvalued logic in [3, 8] , and five-valued logic in [6, 9] . The number of logic states used is a factor that determines the time and memory complexity of the algorithms based on them; fewer logic symbols lead to less complex implementations [6] . Hence, we have employed the simple two-valued logic for path delay fault simulation.
During event-driven logic simulation with respect to the first vector (initialization vector) of the twopattern test < V 1, V 2 >, we evaluate the gate sensitivity, and classify the gate inputs as controlling (CO) and noncontrolling (NC) based on the logic values on them. After evaluating the true logic values with respect to the second vector (propagation vector) using the same event-driven approach, the possibility of a glitch event at the output of a gate is determined taking both the initialization and propagation vectors into account. An event-queue is also maintained for the propagation of the glitch events from PIs to POs in order to determine the robustness/nonrobustness of a path. Finally, we backtrace from the POs to PIs in a depth-first manner based on some specified rules to trace the faulty paths. Thus, our algorithm detects both robust and nonrobust paths during the simulation procedure. Additionally [3, 6, 8, 13, 15] illustrated in Fig. 1 [9, 14] along the structural path P to assume their noncontrolling values to propagate the provoked transition at the input.
The corresponding vector pair which detects the faulty nonrobust path is termed as nonrobust test. [c] Example 1: Fig. 8 illustrates the logic underlying Rules 1-3 for determining the robust and nonrobust inputs of a robust gate. In Fig. 8(a) whereas the inputs of a nonrobust gate will be only nonrobust. In Fig. 9(a) , the output D of the AND gate (of type PS) has a glitch and has been marked as nonrobust. The delay fault on the single NC input C can propagate to the output if all CO inputs have events and there is no delay fault on any one of the CO inputs. Thus, input C is marked as nonrobust. In Fig. 9(b) , the glitch (0 ---> ---> 0) on the CO input A can propagate to output D, if there is no event on other NC inputs and thus input A is marked as nonrobust. In Fig. 9(c) , the output D has been marked as nonrobust though it has an event. (This possibility has been explained in the previous example used for illustrating Rules 1-3). Referring to Fig. 9(c) , the delay fault on inputs A and B can robustly propagate to output D, but these inputs will be marked as nonrobust since output D is nonrobust. Again, input C having a glitch (1 ---> 0---> 1) will be marked as nonrobust as explained earlier and thus Rule 4 is justified.
Example 2: Consider the case when the output of the GS gate has a glitch and has been marked as nonrobust. The delay fault (i.e., glitch) on any input will propagate to the output. An example is given in Fig. 9 (d) in which input A has a glitch and thus marked as nonrobust. In Fig. 9(e) , the output C of the GS gate has an event and has been marked as nonro- Fig. 9 (f) and input B having a glitch event will be marked as nonrobust as shown in Fig. 9(g) . If the output of the OPS gate has an event and has been marked as nonrobust, then the delay fault on the input having a logic event will propagate to the output. In Fig. 9 (h), the input A having a logic event will be marked as nonrobust and hence Rule 6 is justified.
Rules for Evaluating the Input of an IS Gate Rule 7: If the gate is IS, its input is marked as robust (nonrobust) provided the output is robust (nonrobust).
Illustration: Fig. 10 shows an example circuit where we have applied Rules to 7 while backtracing from POs to PIs and determined the status of each line. We have applied the two pattern test (110, 101) at the inputs of the logic circuit and propagated the logic events as well as the glitch events through the circuit. Finally, the output P will have a logic event (0 1) whereas the output Q will have a glitch event (1 0 1). Hence, the output P will be marked as robust and Q as nonrobust. First, we backtrace from FIGURE 10 Example of Robust & Nonrobust Path Detection the robust output P towards primary inputs in a depth first manner. The inputs G and M of the AND gate (of type PS) will be marked as robust based on Rule 1. Backtracing along the line G, the stem line F will be marked as robust since its fanout branch G is robust. The input C of the XOR gate (of type OPS) will be marked robust based on Rule 3 and thus primary input B which is a stem line for C, will also be marked as robust. After reaching the primary input B, we found a path (B-C-F-G-P) which is robust since all the lines along the path have been marked as robust. Next, backtracing along line M, the stem line L will be marked as robust. The inputs H and J of the XOR gate (of type OPS) will be marked as nonrobust based on Rule 3. Backtracing along the line H, the stem line F (which has already been marked as robust) will be marked as nonrobust. The input C of the XOR gate will be marked as nonrobust based on Rule 6 and thus the primary input B will also be marked as nonrobust. Hence, we found another path (B-C-F-H-L-M-P) which is nonrobust since some of the lines along this path have been marked as nonrobust. Next, backtracing along the line J, the stem line I will be marked as nonrobust. The input D of the AND gate (of type PS) will be marked as nonrobust based on Rule 4 and thus the primary input B will also be marked as nonrobust. Hence, we found another path (B-D-I-J-L-M-P) as nonrobust. After enumerating all the paths whose output converge on P, we then backtrace from the nonrobust output Q. The input K of the NAND gate (of type PS) will be marked as nonrobust based on Rule 4 and thus the stem line I will also be marked as nonrobust. Backtracing again, the input D will be marked as nonrobust according to Rule 4 and the stem line B will also be marked as nonrobust. Thus, we found another path (B-D-I-K-Q) as nonrobust, and now all robust and nonrobust paths detected by the vector pair (110, 101) have been enumerated. As shown in Fig. 10 , we have used the following notation to mark the status of a line, e.g., a line is denoted as r which is only robust, nr which is only nonrobust and rnr which is both robust as well as nonrobust. Thus, we conclude that 
SIMULATION RESULTS AND CONCLUSIONS
We have implemented the proposed path delay fault simulation algorithm in the C language (about 1500 lines of code) on an IBM RS-6000/580 computer system running UNIX. Table I shows the number of primary inputs, primary outputs, number of levels in the circuit and total number of physical paths for the IS-CAS'85 combinational benchmark circuits. The CPU times for counting the number of paths have been included in Table I . We have not enumerated the path lists. Path counting was carried out as described in [11 ] . The number of logical path delay faults modeled is equal to twice the number of physical paths present in a circuit since both the rising and falling transitions are considered at the input of each path. In order to derive a set of deterministic delay fault test vectors for use in simulation we have employed S. Patil's test generator [9] on the ISCAS'85 benchmark circuits. In Table II , the total number of paths generated by worst-case path selection procedure [9] is given in column Examined. The number of twopattern test vector pairs generated are given in the column Vectors. Table III . On the whole the per vector coverage by dsa patterns is better than that of dpd and random patterns for both robust and nonrobust paths as shown in Table IV . We believe that our novel path delay fault simulator which uses the simple two-valued algebra will be faster and require less memory than the existing simulators, since the computational complexity is drastically reduced in our approach. Further, it is not necessary to have a look-up table as required in the multiple-valued logic evaluation.
